Error control by product codes in arithmetic units
نویسندگان
چکیده
Product (AN) codes constructed in weighted number systems are investigated with the aim of devising error control features suitable for application in arithmetic units. The previous theoretical framework, which was derived in the hypothesis of codes defined in a virtual range M = k A, is restated for any physical interval M = bn, where b is the radix of the system and n is the number of digits. Some general properties holding for radix-b-AN codes are reconsidered and necessary and sufficient conditions for single and double error detection are derived for binary codes and for a sample non binary case. Single error correction is discussed as well and a fast error decoding procedure is suggested and implemented. Finally, modular AN codes are introduced in order to enable the use of product codes in standard ALU's representing relative integers by means of a radix complement notation. It is shown that the above properties keep their validity and that concurrent single error correction can be associated with arithmetic computation without increasing the time spent for processing.
منابع مشابه
Detection ofStorage Errors in Mass Memories
Arithmetic error codes constitute a class oferror codes that are preserved during most arithmetic operations. Effectiveness studies for arithmetic error codes have shown their value for concurrent detection of faults in arithmetic processors, data transmission subsystems, and main storage units in fault-tolerant computers In this paper, it is shown that the same class of codes is also quite eff...
متن کاملFault-Secure Parity Prediction Arithmetic Operators
units (adders, ALUs, multipliers, dividers) are essential to fault-tolerant computer designs. Some researchers based early design schemes for such units on arithmetic residue codes.1 Others proposed parity prediction schemes for the same purpose.2 These schemes compute the output operand’s parity as a function of the operator’s internal carries and of the input operands’ parities. The basic dra...
متن کاملA High-Speed Dual-Bit Parallel Adder based on Carbon Nanotube FET technology for use in arithmetic units
In this paper, a Dual-Bit Parallel Adder (DBPA) based on minority function using Carbon-Nanotube Field-Effect Transistor (CNFET) is proposed. The possibility of having several threshold voltage (Vt) levels by CNFETs leading to wide use of them in designing of digital circuits. The main goal of designing proposed DBPA is to reduce critical path delay in adder circuits. The proposed design positi...
متن کاملA Low Power Full Adder Cell based on Carbon Nanotube FET for Arithmetic Units
In this paper, a full adder cell based on majority function using Carbon-Nanotube Field-Effect Transistor (CNFET) technology is presented. CNFETs possess considerable features that lead to their wide usage in digital circuits design. For the design of the cell input capacitors and inverters are used. These kinds of design method cause a high degree of regularity and simplicity. The proposed des...
متن کاملThe Design of an Optoelectronic Arithmetic Processor Based on Permutation Networks
This paper introduces a new concept by which it is possible to design and implement arithmetic processors using permutation networks. To demonstrate this concept, several optoelectronic arithmetic units combining optical directional coupler switches and cyclic permutation networks are designed. The designs show that addition, subtraction, and multiplication can all be performed in O(log n) time...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IJPEDS
دوره 24 شماره
صفحات -
تاریخ انتشار 2009